question about lining measurement during FET